









decap via : at least 2 grnd vias and 2 power vias for each cap



































UNDER GPU















smd.db-x7.ru

[Redacted]

ASSEMBLY	ASSEMBLY DESCRIPTION
PRINT SERIAL	MISC ITEM

NV_P/N	600-1G142-BASE-100	PAGE	28 OF 24
PCB REV	70102830	DATE	27-JUN-2022
BOARD REV	A		










smd.db-x7.ru



AND GATE LOGIC					
GPI01	GPI029	SWITCH	VOUT	SWITCH	VOUT
0	0	0	12V	0	VOUT = VIN1
0	1	0	12V	1	VOUT = VIN2
1	0	0	12V		
1	1	1	3V3A		








































PS\_PEXVDD\_PGOOD



Title :		
Engineer:		
<OrigName>	Project Name	Rev
C		
Date:	Sheet	of



Title :		
Engineer:		
<OrgName>		
Size	Project Name	Rev
A4		
Date:	Sheet	of

Power

